Home >
domains >
csdl2.computer.org
A Floating-Point VLSI Chip for the TRON Architecture: An Architecture for Reliable Numerical Programming
Abstract of paper on Gmicro/FPU (floating-point unit), defines 23 coprocessor instructions; with references, purchase option. [IEEE Micro]
|
Keyword |
Results for this URL |
Total searches |